

# United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/667,566	09/22/2000	Takafumi Nakamura	197689US2	9678
22850	7590 04/08/2005		EXAMINER	
•	PIVAK, MCCLELLAN	DI GRAZIO, JEANNE A		
	1940 DUKE STREET ALEXANDRIA, VA 22314			PAPER NUMBER
	, ·		2871	
			DATE MAILED: 04/08/2005	

Please find below and/or attached an Office communication concerning this application or proceeding.

三义

		Application No.	Applicant(s)			
		09/667,566	NAKAMURA ET AL.			
	Office Action Summary	Examiner	Art Unit			
		Jeanne A. Di Grazio	2871			
Period fo	The MAILING DATE of this communication ap or Reply	pears on the cover sheet with t	the correspondence address			
THE I - External after - If the - If NO - Failu Any s	ORTENED STATUTORY PERIOD FOR REPL MAILING DATE OF THIS COMMUNICATION. sions of time may be available under the provisions of 37 CFR 1. SIX (6) MONTHS from the mailing date of this communication. period for reply specified above is less than thirty (30) days, a rep period for reply is specified above, the maximum statutory period re to reply within the set or extended period for reply will, by statutely received by the Office later than three months after the mailing patent term adjustment. See 37 CFR 1.704(b).	136(a). In no event, however, may a reply ly within the statutory minimum of thirty (3) will apply and will expire SIX (6) MONTHS e, cause the application to become ABANI	be timely filed  0) days will be considered timely.  5 from the mailing date of this communication.  DONED (35 U.S.C. § 133).			
Status						
1)⊠	Responsive to communication(s) filed on RCE	<u> 14 Jan. 2005</u> .				
2a) <u></u> □	This action is <b>FINAL</b> . 2b)⊠ This action is non-final.					
3)	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is					
	closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.					
Dispositi	on of Claims					
4) 🖂	4)⊠ Claim(s) <u>7-12 and 17</u> is/are pending in the application.					
	4a) Of the above claim(s) is/are withdrawn from consideration.					
5) 🗌	5) Claim(s) is/are allowed.					
6)⊠	Claim(s) <u>7-12 and 17</u> is/are rejected.					
7)	Claim(s) is/are objected to.					
8)[_	Claim(s) are subject to restriction and/o	or election requirement.	•			
Applicati	on Papers					
9) 🗌	The specification is objected to by the Examin	er.				
10)⊠ The drawing(s) filed on <u>22 September 2000</u> is/are: a) accepted or b)⊠ objected to by the Examiner.						
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).						
11)	Replacement drawing sheet(s) including the correc The oath or declaration is objected to by the E					
Priority u	ınder 35 U.S.C. § 119					
12)⊠	Acknowledgment is made of a claim for foreigi ☑ All b) ☐ Some * c) ☐ None of: 1.☑ Certified copies of the priority documen		19(a)-(d) or (f).			
2. Certified copies of the priority documents have been received in Application No						
	3. Copies of the certified copies of the price					
	application from the International Burea	u (PCT Rule 17.2(a)).				
* See the attached detailed Office action for a list of the certified copies not received.						
Attach	Wa).					
Attachmen	t(s) e of References Cited (PTO-892)	4) 🔲 Interview Sum	nmary (PTO-413)			
2) Notice of Draftsperson's Patent Drawing Review (PTO-948) Paper No(s)/Mail Date						
	nation Disclosure Statement(s) (PTO-1449 or PTO/SB/08 r No(s)/Mail Date	) 5)	mai Matent Application (MTO-152)			
	ademark Office					

#### **DETAILED ACTION**

#### **Priority**

Priority to Japanese Patent Applications 11-271173 (Sept. 24, 1999) and 2000-281164 (Sept. 18, 2000) is claimed.

#### Continued Examination Under 37 CFR 1.114

A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on January 14, 2005 has been entered.

#### Drawings .

Figures 1 and 2 (conventional liquid crystal displays) should be designated by a legend such as -- Prior Art-- because only that which is old is illustrated. See MPEP § 608.02(g). Corrected drawings in compliance with 37 CFR 1.121(d) are required in reply to the Office action to avoid abandonment of the application. The replacement sheet(s) should be labeled "Replacement Sheet" in the page header (as per 37 CFR 1.84(c)) so as not to obstruct any portion of the drawing figures. If the changes are not accepted by the examiner, the applicant will be notified and informed of any required corrective action in the next Office action. The objection to the drawings will not be held in abeyance.

Application/Control Number: 09/667,566

Art Unit: 2871

Claim Objections

Claim 7 is objected to because of the following informalities:

As to claim 7, Applicant recites "a third wiring layer connected to an upper electrode

connected to said pixel electrode and said switching elements."

Such a recitation is unclear at least for the following reasons. First, Applicant has claimed

a plurality of different electrodes. Thus, it cannot be determined to what the "upper electrode"

refers. Second, it is not clear from the limitation whether just the third wiring layer is connected

to the upper electrode or whether the combination of third wiring layer, upper electrode, pixel

electrode and switching electrodes are all mutually connected together. Third, it is not clear as to

what type of connections are made – whether these are electrical or ohmic connections.

For examination purposes, the Examiner presumes that the limitation is met by the

current art of record.

Appropriate correction is **required**.

Claim10 is objected to because of the following informalities:

As to claim 10, it is not clear as to what the upper electrode refers.

For examination purposes, the Examiner presumes that said limitation is met by the

current art of record.

Appropriate correction is required.

Page 3

Application/Control Number: 09/667,566

Art Unit: 2871

Claim 11 is objected to because of the following informalities:

Applicant recites that a length of said first wiring layer is set to be equal to that of the second wiring layer. Such recitation is unclear because it is not known whether a comparison is made of lengths or made of other features of the respective layers.

For examination purposes, the Examiner presumes that said limitation is met by the current art of record.

Appropriate correction is **required**.

### Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).

Claims 7-12 and 17 are rejected under 35 U.S.C. 103(a) as being unpatentable over Applicant's Admitted Prior Art (APA) in view of United States Patent 5,668,650 (to Mori et al.).

Art Unit: 2871

As to claim 7, APA Figures 1 and 2 illustrate a conventional liquid crystal display having signal lines and scanning lines longitudinally and transversely arranged on an insulating substrate (Figure 1, and insulating substrate 1 and 4), a plurality of pixel electrodes (19) connected to respective intersections of said signal lines and said scanning lines via switching elements (not illustrated), a plurality of auxiliary capacity electrodes (3) electrically connected to said switching elements (not shown) and an auxiliary capacity feeder (6) disposed opposite to said auxiliary capacity electrode (3) via an insulating film (9).

APA does not appear to explicitly specify a first wiring layer connected to said auxiliary capacity electrode and a third wiring layer connected to an upper electrode connected to said pixel electrode and said switching elements and that the first wiring layer is formed on a layer closer to the lower side of the array substrate than the second wiring layer and the second wiring layer is formed on a layer closer to the upper side of the array substrate than the first wiring layer.

Mori teaches and discloses a thin film transistor panel having an extended source electrode in which (referring to Figure 2) a gate electrode (GE) and gate line (Lg) are connected to an auxiliary electrode (AG) and capacitance compensation electrode (CE)(Applicant's "a first wiring layer connected to said auxiliary capacity electrode"), a source and drain (SE and DE) connected to said switching elements (3) and gate electrode (Applicant's "a second wiring layer connected to said switching elements and said first wiring layer") and a third wiring layer (data line Ld). Furthermore, Mori shows that the gate electrode is on the lower side of the array substrate while the source, drain and switching elements are located towards the upper side of the array substrate (See Figure 2).

Application/Control Number: 09/667,566

Art Unit: 2871

This configuration (as shown in Figure 2) results in total gate-source capacitance or sum of capacitance between facing portions of the gate electrode and source electrode and capacitance between facing portions of the auxiliary electrode and capacitance compensation electrode to be constant regardless of a variation in position of source electrode (Abstract, entire patent).

Mori is evidence that ordinary workers in the field of liquid crystals would have found the reason, suggestion and motivation to include a first wiring layer connected to said auxiliary capacity electrode and a third wiring layer connected to an upper electrode connected to said pixel electrode and said switching elements and that the first wiring layer is formed on a layer closer to the lower side of the array substrate than the second wiring layer and the second wiring layer is formed on a layer closer to the upper side of the array substrate than the first wiring layer for constant capacitance regardless of the position of the source electrode.

Therefore, it would have been obvious to one of ordinary skill in the art of liquid crystals at the time the invention was made to modify APA in view of Mori to cancel a change in gate-source capacitance due to alignment error and for the other above noted reasons (Abstract, entire patent).

As to claim 8, the source / drain and switching elements are not superimposed upon the capacitance compensation electrode (Figure 2).

As to claim 9, the gate electrode is formed on the same layer as the auxiliary electrode (Figure 2).

As to claim 10, source / drain / switching elements and data lines are presumed to be formed on a same layer as an upper electrode.

Art Unit: 2871

As to claim 11, the length of the gate electrode is presumed to be equal to that of source / drain switching elements.

As to claim 12, Mori teaches and discloses the use of I and n type semiconductor films).

As to claim 17, the switching elements in clued gate, drain and source electrodes and drain and data lines are connected to the switching elements (Figure 2).

## Response to Arguments

Applicant's arguments with respect to the claims have been considered but are moot in view of the new ground(s) of rejection.

Art Unit: 2871

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Jeanne A. Di Grazio whose telephone number is (571)272-2289. The examiner can normally be reached on M-F.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Robert Kim, can be reached on (571)272-2293. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Jeanne Andrea Di Grazio Patent Examiner Art Unit 2871

JDG

TECHNIOLOGY CENTER 2800